um5puv.netlify.com

— Access an unlimited number of internal FPGA signals from the Windows XP command line

• Spartan 3e Tutorial
• Spartan 3e Starter Kit Manual

Mar 09, 2006  This example demonstrates how to shift two LEDs on the Spartan-3E Starter Board. The LEDs shift in opposite directions and converge back to the middle in a continuous manner. Figure 3 shows the LEDs found on the Spartan-3E Starter Board. Figure 3: LED Location on the Spartan-3E 1. Xilinx Spartan-3E Pdf User Manuals. View online or download. The ADC shares the SPI bus with several other devices, and the other devices must all be explicitly de-selected to prevent them from interfereing with the ADC. The Spartan 3E Starter Kit user guide gives the wrong sense for the de-select of the platform flash. The reference design uses the. Frequency generator, Spartan-3e starter kit. Read online or download PDF. Xilinx Frequency Generator for Spartan-3E Starter Kit User Manual. Manuals Directory ManualsDir.com - online owner manuals library. Xilinx manuals. The Spartan ®-3 Starter Board provides a powerful, self-contained development platform for designs targeting the Spartan-3 FPGA from Xilinx ®. It features a 200K gate Spartan-3, on-board I/O devices, and 1MB fast asyncronous SRAM, making it the perfect platform to experiment with any new design, from a simple logic circuit to an embedded. Spartan-3A/3AN FPGA Starter Kit Board User Guidewww.xilinx.com 9 UG334 (v1.1) June 19, 2008 R Preface About This Guide This user guide provides basic information on the Spartan ®-3A/3AN Starter Kit board capabilities, functions, and design. Spartan-3A/3AN Starter Kit Board TM The DDR2 SDRAM interface has specific pin assignment DDR2 SDRAM Termination Network (1 of 2) and layout requirements to support the Xilinx Memory Interface Generator (MIG) software. See the “DDR SDRAM” chapter in UG334: Spartan-3A/3AN Starter Kit User.

The Xilinx Spartan-3 Starter Kit includes the Spartan-3 Starter Kit Boardand the Digilent JTAG3 Low-Cost JTAG Download/Debug Cable. By making acustom connector which allows the latter to be directly connected to pins on theStarter Kit Board's B1 expansion connector, it is possible to emulatean unlimited number of I/O signals between the FPGA and a laptop or desktop computer.

The interface consists of:

• A Verilog module to be included in FPGA designs.
• A software routine and an interactive command-line utility forcommunicating with the FPGA module through the parallel port.
• A custom-made connector allowing the existing JTAG cable to be connected topins on the B1 expansion connector.

Download source code and binaries here. (112Kb, ZIParchive). Includes a Microsoft Visual C++ 2005 project for the interfaceroutines and interactive utility (C code), and a sample Xilinx ISE project demonstrating the use of the interface. The sample projectlets the LEDs and switches on the Starter Kit Board be controlled and monitoredfrom the command-line utility.

The interface routine uses Craig Peacock'sPortTalkdriver to gain access to the parallel port I/O registers under Windows XP. SeeBeyond Logic for more excellentinformation on communications port interfacing.

Example Setup

1. Open the sample Xilinx ISE project, synthesize, and program theSpartan-3 FPGA. For this step, be sure to have the JTAG programming cable connected tothe normal JTAG programming connector on the Starter Kit Board.
2. Disconnect the JTAG cable from the Starter Kit Board and exitiMPACT (not strictly necessary).
3. Run parint siglist.txt (assuming the computer still has theJTAG cable connected to its parallel port). If this is the first timeyou are running the utility, it will attempt to install thePortTalk driver. You need administrative privileges for this to work.
4. Now connect the JTAG cable to the B1 expansion connector through thecustom-made connector (you need to make this; see below).
5. Interact with parint. For instance:
   • Press Enter to show the current state of all signals.
   • Type ld 252 to set the Starter Kit Board's LEDs to the pattern 10101010.
   • Flip a switch on the Starter Kit Board and press enter to see the value of sw change.
   • Type quit to exit.
   • Run parint siglist.txt siglist.v to see the utility generate a Verilog stub siglist.v. A stub like this was originally pasted into S3board.v in the example project.
   • Run parint uninstall to uninstall the PortTalk driver.

parint interactive utility

parint is an interactive utility for getting and setting FPGA signals byname through the parallel port interface. Usage:

Download 41 Rca Tablet PDF manuals. User manuals, Rca Tablet Operating guides and Service manuals. Press and hold the CONNECT key at the upper right corner of the Keyboard until the blue bluetooth indicator blinks. From the Settings Menu on your tablet, tur n on Bluetooth. Tap SEARCH FOR DEVICES at the upper right corner of the unit screen to scan and find the BT Keyboard for RCA 10.1 Tablet. RCA RCT6773W22 Tablet User Manual. Of 29 RCT6773W22. It's important to read these instructions prior to using your. New product for the first time. Problems & Solutions. × Sign Up for ManualsOnline Login with Facebook. Voyager User Manual Need help? Visit support.rcatablets.com F. CAN ICES-3(B) / NMB-3(B) FCC Radiation Exposure Statement. Press and hold the Power button until the RCA logo appears. Power the tablet Off Press and hold the Power button until the' Power off' message displays, then tap it and the tablet will be powered off. Rca voyager iii tablet user manual. 7 - Power button Power the tablet On Press and hold the Power button for 45 seconds to turn on the tablet. Power the tablet Off Press and hold the Power button until the' Power off' message displays, then tap it and the tablet will be powered off. Sleep mode Briefly press the Power button to put the tablet.

parint [<signals list input file> [<verilog output file>] uninstall]

The PortTalk driver will automatically be installed. Runparint uninstall to remove the driver from the system.

The first file specified must contain a list of signals, one line each, withthree white-space separated columns:

1. The character 'i' or 'o', specifying the directionality of the signal from the FPGA's point of view (input or output, respectively).
2. The width of the signal, in bits (minimum one).
3. The name of the signal (may not contain whitespace).

Empty lines or lines starting with the comment character '#' areignored.

For instance:

If an additional file name is specified on the command line, a Verilog stubcorresponding to the signals list will be generated. For instance, the examplelist above will result in the following stub:

This can be pasted into the Verilog module where the parallel port interfaceis to be used. The signals tdi, tck, tms,and tdo must be provided; they are expected to be wired to thecorresponding pins on the B1 expansion connector.

When run with parint <signals list name> theutility will accept commands from stdin, as follows:

# <comment>

Ignores the rest of the line.

quit <end-of-file>

Ends the session

update

Simultaneously exchange input and output data with the FPGA. The last specified values of input signals will be transmitted while the values of the output signals at the time the transmission started will be received. This implies that another update must be done in order to read any response from the FPGA that was due to the changed input signals. Usually only makes sense under update_level 0.

update_level 0 (manual mode)

In this mode, update must be requested manually in order to transmit previously set input values and receive new output values. This allows several values to be set at the exact same time, for increased speed or for testing purposes.

update_level 1 (automatic mode)

Data is automatically kept updated by exchanging data with the FPGA after an input signal has been set or before an output signal is read.

update_level 2 (interactive mode; default)

Data is automatically kept updated, and a complete listing of the values of all signals is shown after every time the user enters an empty command or changes an input signal (two updates are performed so that the FPGA's actual response can be seen). Values are shown in binary and, for signals wider than one bit, in octal as well. In this mode, input errors or signal assertion failures are considered non-fatal.

<input signal name> <octal value>

Set the input signal to the specified value.

<input signal name>

Complement the input signal for a very brief period before complementing it back again. Useful for triggering clocks or simulated push-buttons. (Note: there is currently no way to specify the exact time during which the signal is kept complemented.)

<output signal name> <octal value>

Assert that the specified output signal has the given value. In update levels 0 and 1 the program will exit with a non-zero exit code if this is not the case.

<output signal name>

Print the value of the specified output signal to stdout, in octal.

Scripts can of course be piped to the utility. These will probably want to setthe update level to either 1 or 0 before doing anything else. See also MichaelPeek's 'bar' UNIX utility for away to display the progress of a script piped to parint (compileson Cygwin without complications).

Custom JTAG to B1 Expansion Port Connector

A simple custom connector must be made in order to be able to connect theDigilent JTAG3 Low-Cost JTAG Download/Debug Cable to the B1 expansionconnector on the Spartan-3 Starter Kit Board. A photo of the my prototype is shown below (never mind the resistors; use plain wires instead).

The six pins on the JTAG connector must be made to connect to six correspondingpins on the B1 connector, as specified in the table below and the illustrationto the right (connector drawings from theStarter KitBoard User Guide).

Different I/O pins can be used if desired, as long as the FPGA pins are mappedaccordingly. The configuration above was chosen for the pins' physical proximityof each other so that the connector could be made small. For the configurationabove, a more detailed view of the interconnections involved is given in thefollowing table:

The Digilent cable internally connects four parallel port pins to four JTAG pinsthrough a series of buffers, Schmitt triggers and low-pass filters. It alsoloops back one signal (the schematic says Data 7; my experiments indicateData 6). The custom connector connects the four JTAG pins to the B1 expansionconnector, plus VCC/GND. The Starter Kit Board finally connects these topins on the FPGA itself.

It is essential that the TCK signal is clean; this will be the case if directconnections are made between the JTAG cable and the expansion port. In the firstversions of the connector I had placed series resistors between theJTAG signals and the expansion connector as a feature to avoid bus contention.This unfortunately rendered TCK useless as a clock signal as the low-pass filterin the cable no longer had the expected behavior. For this reason, do not insertseries resistors between the JTAG cable and the expansion port, at least not forTCK.

Theory of Operation

Spartan 3e Tutorial

The Verilog module Parint.v contains three registers: a PISOshift register for outputs, and a SIPO shift register plus a buffer register forinputs. The registers are all clocked by TCK, which comes from thecomputer interfacing the parallel port. The circuit is thus entirelyhost-driven, with no internal clock needed.

When TMS is high, clocking the circuit with TCK will cause output values to beread into the PISO and new input values to be read into the buffer. When TMS islow, clocking will cause the shift registers to shift right by one bit. The SIPOwill thus store a new bit from TDI, while the PISO will expose a new bit on TDO.

Spartan 3e Starter Kit Manual

A typical data exchange between the computer and the FPGA is as follows:

1. The computer sets TMS high and clocks. This causes output signals to be read into the PISO. Under the protocol described here, inputs will meanwhile stay the same as before.
2. The computer sets TMS low.
3. The computer reads a bit from TDO and sets a signal on TDI, then clocks.
4. The computer repeats from (3) until there are no more bits to send or receive.
5. The computer sets TMS high and clocks. This causes the newly received input signal to be read from the SIPO to the buffer on the FPGA side. The PISO is also loaded, but this is not a concern at this point in the exchange.

The tricky part is to get step (3) right when the number of inputs and outputsare not the same. A working routine can be found in the Parint_update() functionin parint.c.

Note that the interface does not follow the JTAG protocol in any way; it merelyuses the same cable in order to take advantage of its integrated signal cleaningcircuitry. The schematics of the cable are given in Appendix A of theStarter Kit BoardUser Guide.